

Figure 3. Copper etched off one side of laminate




Figure 4. Via holes laser drilled




Figure 5. Via holes plated flush




Figure 6. Filled vias overplated with solder alloy




Figure 7. Photo resist applied, exposed and developed




Figure 8. Circuits etched and resist stripped




Figure 9. Layers stacked and aligned prior to joining




Figure 10. Circuits on adjacent layers joined by soldering




Figure 11. Resin infused and cured to fill and seal open areas




Fig. 12